

R96MFX 9600 bps MONOFAX[®] Modem

INTRODUCTION

The Rockwell R96MFX MONOFAX modem is a synchronous 9600 bits per second (bps) half-duplex modem. The modem is housed in a single VLSI device package.

The modem can operate over the public switched telephone network (PSTN) through line terminations provided by a data access arrangement (DAA).

The R96MFX is designed for use in Group 3 and Group 2 facsimile machines.

The modem satisfies the requirements specified in CCITT recommendations V.29, V.27 ter, V.21 Channel 2, T.3, and T.4, and meets the binary signaling requirements of T.30. The modem can operate at 9600, 7200, 4800, 2400, or 300 bps.

The voice mode allows the host computer to efficiently transmit and receive audio signals and messages.

The modem includes three programmable tone detectors which operate concurrently with the V.21 channel 2, Group 2, and voice mode receivers.

The modem is available in either a 68-pin plastic leaded chip carrier (PLCC) package or a 64-pin quad in-line package (QUIP). Figure 1 shows the modem in the PLCC package. The general modem interface is illustrated in Figure 2.

Additional modem information is described in the 9600 bps MONOFAX Modem Designer's Guide (Order No. 820).

MONOFAX is a registered trademark of Rockwell International

FEATURES

- Group 3 and Group 2 facsimile transmission/ reception
 - CCITT V.29, V.27 ter, T.30, V.21 Channel 2 (FSK), T.3, T.4
- Voice mode transmission/reception
- Half-duplex (2-Wire)
- Concurrent FSK and tone reception
- Maximum transmit level: 0 dBm programmable to –15 dBm
- Receive dynamic range: 0 dBm to -43 dBm
- · Programmable dual tone generation
- Programmable tone detection
- · Programmable turn-on and turn-off thresholds
- · Programmable interface memory interrupt
- Diagnostic capability
 - Allows telephone line quality monitoring
- Equalization
 - Automatic adaptive
 - Selectable compromise cable
- DTE interface: two alternate ports
 - Selectable microprocessor bus (6500 or 8085)
 - CCITT V.24 (EIA-232-D compatible) interface
- TTL and CMOS compatible
- · Low power consumption: 370 mW (typical)
- Single Package
 - 68-pin PLCC
 - 64-pin QUIP
- Compatible with R144EFX, R96EFX, R96DFX, and R96VFX modems




Figure 1. R96MFX MONOFAX Modem in 68-Pin PLCC




Figure 2. R96MFX MONOFAX Modem General Interface

TECHNICAL SPECIFICATIONS

Configurations, Signaling Rates and Data Rates

The selectable modem configurations, along with the corresponding signaling (baud) rates and data rates, are listed in Table 1.

Tone Generation

The modem can generate voice-band single or dual tones from 0 Hz to 4800 Hz with a resolution of 0.15 Hz and an accuracy of 0.01%. Tones over 3000 Hz are attenuated. Dual tone generation allows the modem to operate as a programmable DTMF dialer.

Data Encoding

The data encoding conforms to CCITT recommendations V.29, V.27 ter, V.21 Channel 2, and T.3.

Automatic Adaptive Equalizer

An adaptive equalizer in V.29 and V.27 ter modes compensates for transmission line amplitude and group delay distortion.

Compromise Cable Equalizers

Compromise equalization can improve performance when operating over low quality lines. Equalizer characteristics for cable lengths of 0, 1.8, 3.6, or 7.2 km are selectable by two hardware input pins (see CABLE1 and CABLE2 signal description in Table 9). The selected filter operates in both transmit and receive paths.

Transmitted Data Spectrum

The transmitted data spectrum is shaped in the baseband by an excess bandwidth finite impulse response (FIR) filter with the following characteristics:

When operating at 2400 baud, the transmitted spectrum is shaped by a square root of 20% raised cosine filter.

When operating at 1600 baud, the transmitted spectrum is shaped by a square root of 50% raised cosine filter.

When operating at 1200 baud, the transmitted spectrum is shaped by a square root of 90% raised cosine filter.

The transmit spectrum characteristics assume that the cable equalizers are disabled.

The out-of-band transmitter energy levels in the 4 kHz -50 kHz frequency range are below -55.0 dBm.

Turn-on Sequence

Transmitter turn-on sequence times are shown in Table 2.

Turn-off Sequence

For V.27 ter, the turn-off sequence consists of approximately 10 ms of remaining data and scrambled ones at 1200 baud or approximately 7 ms of data and scrambled ones at 1600 baud followed by a 20 ms period of no transmitted energy.

For V.29, the turn-off sequence consists of approximately 5 ms of remaining data and scrambled ones followed by a 20 ms period of no transmitted energy.

In V.21, the transmitter turns off within 7 ms after RTS goes false.

In Group 2, the transmitter turns off within 200 µs after RTS goes false.

When operating in parallel data mode, the turn-off sequence may be extended by 8 bit times.

Table 2. Turn-On Sequence Times

	RTS On to	CTS On
Configuration	Echo Protector Tone Disabled	Echo Protector Tone Enabled
V.29 (All Speeds)	253 ms	441 ms
V.27 ter 4800 bps	708 ms	915 m
V.27 ter 2400 bps	943 ms	1150 ms
V.21 channel 2 300 bps	≤14 ms	≤14 m
Group 2	≤400 µs	≤400 μs

Table 1. Configurations, Signaling Rates and Data Rates

Configuration	Modulation ¹	Carrier Frequency (Hz) ±0.01%	Data Rate (bps) ± 0.01%	Baud (Symbols/Sec.)	Bits per Symbol	Constellation Points
V.29 9600	QAM	1700	9600	2400	4	16
V.29 7200	QAM	1700	7200	2400	3	8
V.29 4800	QAM	1700	4800	2400	2	4
V.27 ter 4800	DPSK	1800	4800	1600	3	8
V.27 ter 2400	DPSK	1800	2400	1200	2	4
V.21 channel 2 300	FSK	1650,1850	300	300	1	_
T.3 (Group2)	VSAMPM	2100			<u> </u>	<u> </u>

Notes: 1.Modulation legend:

FSK

Quadrature Amplitude Modulation Differential Phase Shift Keying Frequency Shift Keying Vestigial Sideband Amplitude Modulation - Phase Modulation

VSAMPM

R96MFX

9600 bps MONOFAX Modem

Transmit Level

The transmitter output level is programmable in the DSP RAM from 0 dBm to -15.0 dBm and is accurate to \pm 1.0 dBm. The modem adjusts the output level by digitally scaling the output to the transmitter's digital-to-analog converter.

Scrambler/Descrambler

The modem incorporates a self-synchronizing scrambler/descrambler in accordance with V.29 or V.27 ter recommendations, depending on the selected configuration.

Receive Dynamic Range

The receiver satisfies PSTN performance requirements for received line signal levels from 0 dBm to -43 dBm measured at the Receiver Analog Input (RXA) input. An external input buffer and filter must be supplied between RXA and RXIN.

The default values of the programmable Received Line Signal Detector (RLSD) turn-on and turn-off threshold levels are -43 dBm and -48 dBm, respectively. The RLSD threshold levels can be programmed over the following range:

Turn on: -10 dBm to -47 dBm Turn off: -10 dBm to -52 dBm

Receiver Timing

The timing recovery circuit can track a \pm 0.01% frequency error in the associated transmit timing source.

Carrier Recovery

The carrier recovery circuit can track a ± 7 Hz frequency offset in the received carrier.

Clamping

Received <u>Data</u> (RXD) is clamped to a constant mark whenever RLSD is off.

Tone Detectors

Tone detectors 1 and 2 operate in all non-high speed receive modes. Tone detector 3 operates in all receive modes. The tone detectors can also operate as one 12th order filter (see 12TH bit in Table 10).

The filter coefficients of each filter are host programmable in RAM. The output of the tone detector filter goes to an energy detector. (See 9600 bps MONOFAX Modem Designer's Guide.)

Voice Mode

The voice mode enables the host to efficiently transmit and receive audio signals and messages. In this mode, the host can directly access modem analog-to-digital (A/D) and digital-to-analog (D/A) converters. Incoming analog voice signals can then be converted to digital format and digital signals can be converted to analog voice output.

General Specifications

The modem power and environmental requirements are shown in Tables 3 and 4, respectively.

Table 3. Power Requirements

Voltage	Current (Typ.) @ 25°C	Current (Max.) @ 0°C
+5 VDC ±5%	60 mA	64 mA
- 5 VDC ±5%	14 mA	16 mA

input voltage ripple ≤ 0.1 volts peak-to-peak. The amplitude of any frequency between 20 kHz and 150 kHz must be less than 500 μV peak.

Table 4. Environmental Requirements

Parameter	Specification
Temperature	
Operating	0°C to 70°C (32 °F to 158°F)
Storage	-55°C to 125°C (-67°F to 257°F)
Relative Humidity	Up to 90% noncondensing, or a wet bulb temperature up to 35°C, whichever is less.

HARDWARE INTERFACE SIGNALS

The modem functional hardware interface signals are shown in Figure 3. In this diagram, any point that is active when exhibiting the relatively more negative voltage of a two-voltage system (e.g., 0 VDC for TTL or -12 VDC for EIA-232-D) is called active low and is represented by a small circle at the signal point. Active low signals are overscored (e.g., POR).

Edge-triggered clocks are indicated by a small triangle (e.g., DCLK).

Open-collector (open-source or open-drain) outputs are denoted by small half circle (e.g., signal IRQ).

A clock intended to activate logic on its rising edge (low-to-high transition) is called active low, while a clock intended to activate logic on its falling edge (high-to-low transition) is called active high. When a clock input is associated with a small circle, the input activates on a falling edge. If no circle is shown, the input activates on a rising edge.

The modem pin assignments are shown in Figure 4. The pin assignments are listed by pin number in Table 5.

The hardware interconnect signals shown in Figure 3 are listed by functional group in Table 6. The digital and analog signal interface characteristics are defined in Table 7 and Table 8, respectively. The hardware interface signals are defined in Table 9.




Figure 3. R96MFX Modem Functional Interconnect Signals




Figure 4. R96MFX Modem Pin Assignments

Table 5. R96MFX Modem Pin Assignments

68-Pin PLCC	64-Pin QUIP	Signal	1/0
Pin Number	Pin Number	Name	Туре
3	1	RS1	IA
4	2	RS0	IA
5	-	NC	
6	3	NC	
8	-	EN851	R
9	4	<u>EN85</u>	A
10	5	PORI	ID
11	6	XTLI	R
12	7	XTLO	R
13 14	8	12 MHZ	OD
14 15	9	6 MHZ +5VD	OD PWR
16	11	DCLKI	R
17	12	SYNCIN2	Ř
68	13	DGND1	GND
18	14	CTS	OA
19	15	TXD	IA
20	16	DCLK	OA
21	17	EYESYNC	OA
22	18	EYECLK	OA
23	19	EYEX	OA
24	20	ADIN	R
25	21	DAOUT	R
52	22	AGND1	GND
53	23	AGCIN	R
30	24	AGND2	GND
31 32	25 26	-5VA AUXI	PWR AC
32 33	27	FOUT	R
33 34	28	TXOUT	ĀA
35	20	AES	R
36	29	AEE	R
37		NC	
38	30	ECLKIN1	R
39	31	+5VA	PWR
40	32	CABLE1	IB
41	33	CABLE2	IB.
42	34	RCVI	R
43	35	FIN	l <u>R</u>
44	36	AOUT	R
45	37	RXIN	AB
46	38	ECLKIN2	R
47	39	ADOUT	R
48 49	40 41	DAIN SYNCIN1	R
49 50	42	RCI_	R
50 51	43	PORO	ÖE
26	44	EYEY	OA
27	45	RXD	OA
28	46	RLSD	OA
29	47	RCYO	R
7	48	RTS	IA
54	49	DGND2	GND
55	50	D7	IA/OB
56	51	D6	IA/OB
57	52	D5	IA/OB
58	53	D4	IA/OB
59	54	D3	IA/OB
60	55 56	D2	IA/OB
61 62	56 57	D1 D0	IA/OB IA/OB
63	57 58	IRQ	OC
64	59	WRITE-RW	IA
65	60	CS	iA
66	61	READ-∳2	IA.
67	62	RS4	IA
1	63	RS3	IA IA

Notes: 1. NC = No connection, leave pin disconnected (open).

I/O Type: Digital signals: see Table 7;
 Analog signals: see Table 8.

Required overhead connection; do not connect to host equipment.

Table 6. Modem Hardware Interface Signals

Name	Type ¹	Description
Overhead Signal		
XTLI	R	Connect to Crystal
XTLO	R	Connect to Crystal
PORO	OE	Power-On-Reset Output
PORI	ID	Power-On-Reset Input
+5VD	PWR	Connect to Digital +5V Power
+5VA	PWR	Connect to Analog +5V Power
–5VA	PWR	Connect to Analog -5V Power
DGND1	GND	Connect to Digital Ground
DGND2	GND	Connect to Digital Ground
AGND1	GND	Connect to Analog Ground
AGND2	GND	Connect to Analog Ground
Microprocessor		
D7	IA/OB	Data Bus Line 7
D6	IA/OB	
D5	IA/OB	Data Bus Line 5
D4	IA/OB	Data Bus Line 4
D3	IA/OB	
D2	IA/OB	Data Bus Line 2
D1	IA/OB	Data Bus Line 1
D0	IA/OB	Data Bus Line 0
RS4	IA	Register Select 4
RS3	IA	Register Select 3
RS2	iA.	Register Select 2
RS1	IA	Register Select 1
RS0	IA	Register Select 0
CS .	IA.	Chip Select
READ-02	IA.	Read Enable (808X), ¢2 Clock (65XX)
WRITE-RW	IA OO	Write Enable (808X), R/W (65XX)
IRQ	00_	Interrupt Request
V.24 Serial Interf		
TXD	IA.	Transmit Data
RXD	OA .	Received Data
RTS	IA OA	Request to Send
CTS	OA	Clear to Send
RLSD	OA OA	Received Line Signal Detected Transmit and Receive Data Clock
DCLK		Panamit and Receive Data Clock
Auxiliary Signals		or B
EN85	R	Enable 85 Bus Cable Select 1
CABLE1	18 18	Cable Select 1 Cable Select 2
CABLE2		
12 MHZ	OD OD	12 MHz Output
6 MHZ	OD	6 MHz Output

Table 6. Modem Hardware Interface Signals (Cont'd)

Name	Type¹	Description
Analog Signa		
TXOUT	AA	Connect to Smoothing Filter Input
RXIN	AB	Connect to Anti-aliasing Filter Output
AUXI	AC	Auxiliary Analog Input
Eye Diagnost	ic Interface	
EYEX	OA	Serial Eye Pattern X Output
EYEY	OA	Serial Eye Pattern Y Output
EYECLK	OA	Serial Eye Pattern Clock
EYESYNC	OA	Serial Eye Pattern Strobe
Modem Interd	onnect	
DCLKI	R	Connect to DCLK
ECLKIN1	R	Connect to EYECLK
ECLKIN2	R	Connect to EYECLK
SYNCIN1	R	Connect to EYESYNC
SYNCIN2	R	Connect to EYESYNC
RCVI	R	Connect to RCVO
RCVO	R	Mode Select Output
ADIN	R	Connect to ADOUT
ADOUT	R	ADC Output
DAIN	R	Connect to DAOUT
DAOUT	R	DAC/AGC Output
EN85I	A	Connect to EN85 ⁴
AEE	R	Connect to Analog Ground
AES	R	Connect to Analog Ground ⁴
AGCIN	R	AGC Input
AOUT	R	Smoothing Filter Output
FIN	R	Connect to FOUT
FOUT	R	Smoothing Filter Output
RCI	R	RC Junction for POR Time Constant

Notes:

- Digital signals are described in Table 7.
 Analog signals are described in Table 8.
- 2. R = Required overhead connection; no connection to host equipment.
- 3. Unused inputs tied to +5V or ground require individual 10K Ω series resistors.
- 4. PLCC only.

Table 7. Digital Interface Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unite	Test Conditions
Input High Voltage	ViH				Vdc	
Types IA and IB		2.0	-	Vcc		
Type ID	ĺ	0.8(V∞)	-	Vœ		
Input High Current	lin	- 1	-	40	μA	V _{CC} = 5.25 V, V _{IN} = 5.25 V
Туре іВ		1				
Input Low Voltage	VIL	-0.3	_	0.8	Vdc	
Input Low Current	lı.	-		-400	μА	V _{CC} = 5.25 V
Type IB						
Input Leakage Current	lin	 		±2.5	μА	V _{IN} = 0 to +5 V, V _{CC} = 5.25 V
Types IA and ID					'	,
Output High Voltage	Voн	 		1	Vdc	
Types OA and OB		3.5	_	-	1	ILOAD = - 100 μA
Type OE		2.4	_	-		ILOAD = -40 μA
Output High Current	Іон	-	_	~0.1	mA	
Type OD				1		
Output Low Voltage	Vol				Vdc	
Types OA and OC		_	_	0.4		1LOAD = 1.6 mA
Type OB	ł	i – I	-	0.4		ILOAD = 0.8 mA
Type OE		- 1		0.4		ILOAD = 0.4 mA
Output Low Current	‡oL	_	_	100	μА	
Type OD		i l				
Output Leakage Current	Iω	-	-	±10	μА	Vin = 0.4 to Voc -1
Types OA and OB					· ·	
Capacitive Load	CL				pF	
Types iA and ID] -]	5	-	1 .	
Type IB	1	- [20	-		
Capacitive Drive	C _O				pF	
Types OA, OB, and OC		1 - 1	100) -		
Type OD		_	50	_	}	
Circuit Type				T		
Type IA		1		1	1	TTL
Type IB					l	TTL with pull-up
Type ID					İ	POR
Types OA and OB						TTL with 3-state
Type OC and OE					1	Open drain
Type OD						Clock
Power Dissipation	Po	-	370	420	mW	V∞ = 5.0 V @ 25°C for Po typ.
				1		vcc = 5.25 V @ 0°C for Pp max

Table 8. Analog Interface Characteristics

Name	Туре	Characteristic
TXOUT	AA	Maximum output:
	1	±3.03 volts
		Minimum load:
	1	10K Ω
		Smoothing filter transfer function:
	1	28735.63/(s + 11547.34)
RXIN	AB	Input impedance:
		>1MΩ
	1	Anti-aliasing filter transfer function:
		21551.72/(s + 11547.34)
AUXI	AC	Maximum input frequency:
		4800 Hz
		Input Impedance:
		>1MΩ
	1	Gain to TXOUT:
		0 dBm ±1 dB

Table 9. Hardware Interface Signal Definitions

Label	VO Type	Signal/Definition
		OVERHEAD SIGNALS
XTLI XTLO	0	Crystal in and Crystal Out. The DSP must be connected to an external crystal circuit consisting of a 24.00014 MHz crystal and two capacitors, or a square wave generator/sine wave oscillator (see Figures 6 and 7).
PORI PORO	ID OE	Power-On-Reset Input. Power-On-Reset Output. The PORI and PORO pins should be connected together to form a bidirectional POR signal. When power is applied to the modern, the modern pulses (POR) within 350 ms. The modern is ready to use 15 ms after the low-to-high transition of POR. The POR sequence is reinitiated any time the + 5V supply drops below + 3.5V for more than 15 ms, or an external device drives POR low for at least 3 µs. POR is not pulsed low by the modern when the POR sequence is initiated externally. The POR sequence initializes the modern interface memory (Table 10) to default values.
+5VD	PWR	+ 5V Digital Supply. +5VD must be connected to +5V ± 5%.
+5VA	PWR	+ 5V Analog Supply. +5VA must be connected to +5V ± 5%.
-5VA	PWR	-5V Analog Supply5VA must be connected to -5V ± 5%.
DGND1, DGND2	GND	Digital Ground. DGND1 and DGND2 must be connected to digital ground.
AGND1, AGND2	GND	Analog Ground. AGND1 and AGND2 must be connected to analog ground.
	'	MICROPROCESSOR BUS INTERFACE
		Address, data, control, and interrupt hardware interface signals allow modem connection to an 8085 or 6500 bus compatible microprocessor. With the addition of external logic, the interface can be made compatible with a wide variety of other microprocessors, such as the 8080 or 68000.
		The microprocessor interface allows a microprocessor to change modern configuration, read or write channel and diagnostic data, and supervise modern operation by writing control bits and reading status bits.
		Note that the modem should not be continuously selected for read operation. Also, read or write operations should be delayed by at least 334 ns from a preceding write cycle.
D0-D7	IA/OB	Data Lines. Eight bidirectional data lines (D0–D7) provide parallel transfer of data between the host and the modern. The most significant bit is D7. Data direction is controlled by the Read Enable (READ-♦2) and Write Enable (WRITE-R/W) signals.
		During a read cycle, data from the DSP interface memory register is gated onto the data bus by means of three-state drivers in the DSP. These drivers force the data lines high for a one bit, or low for a zero bit. When not being read, the three-state drivers assume their high-impedance (off) state.
		During a write cycle, data from the data bus is copied into the selected DSP interface memory register, with high and low bus levels representing one and zero bit states, respectively.
RS0-RS4	IA	Register Select Lines. The five active high Register Select inputs (RS0-RS4) address interface memory registers within the DSP when CS is low. These lines are typically connected to address lines A0-A4.
		When selected by $\overline{\text{CS}}$ low, the DSP decodes RS0 through RS4 to address one of 32 8-bit internal Interface memory registers (00-1F). The most significant address bit is RS0. The selected register can be read from, or written into, via the 8-bit parallel data bus (D0-D7).

Table 9. Hardware Interface Signal Definitions (Cont'd)

	I/O Type	Signal/Definition
<u>CS</u>	IA	Chip Select. The active low \overline{CS} input selects and enables the modern DSP for parallel data transfer between the DSP and the host over the microprocessor bus.
		The CS input line is typically connected to address line A5 through a decoder.
READ- +2 WRITE-R/W	IA IA	Read Enable \$\phi_2\$. Write Enable RW_When EN85 is low (8085 bus selected), reading or writing is controlled by the host pulsing either READ or WRITE input low, respectively, during the microprocessor bus access cycle.
RQ	oc	Interrupt Request. IRQ interrupt request output may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate modern service. The IRQ output can be enabled in DSP interface memory to indicate immediate change of conditions in the modern. The use of IRQ is optional depending upon modern application.
		The IRQ output structure is an open-drain field-effect-transistor (FET). The IRQ output can be wire-ORed with other IRQ lines in the application system. Any of these sources can drive the host interrupt input low, and the host interrupt servicing process normally continues until all interrupt requests have been serviced (i.e., all IRQ lines have returned high).
:		Because of the open-drain structure of IRQ, an external pull-up resistor to +5V is required at some point on the IRQ line. The resistor value should be small enough to pull the IRQ line high when all IRQ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modem IRQ output is used, a resistor value of 5.6K ohms ±20%, 0.25 W, is sufficient.
		V.24 SERIAL INTERFACE
·		Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.
TXD	IA	Transmit Data. The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface memory Transmit Data Register (DBUFF) in parallel data mode (selected by PDM bit).
RXD	OA	Received Data. The modern presents received serial data to the local DTE on the Received Data (RXD) output and to the interface memory Receive Data Register (DBUFF) in both serial and parallel data modes.
RTS	IA	Request to Send. The active low $\overline{\text{RTS}}$ input allows the modem to transmit data present at TXD in the serial data mode or in DBUFF in the parallel data mode when $\overline{\text{CTS}}$ becomes active.
		The RTS hardware control input is logically ORed with the RTSP bit (Table 10) by the modern to form the resultant control signal.

Table 9. Hardware Interface Signal Definitions (Cont'd)

	I/O Type		519	gnal/Definiti	UII			
CTS	OA	Clear To Send. CTS completed and any da data mode will be tran	ita present a					
		CTS response times f	rom RTS are	e shown in Ta	able 2.			
	:	The CTS hardware sta	atus output ;	parallels the	operation of	the CTSP bit	(Table 10).	
RLSD	OA	Received Line Signa sequence. If energy is response time is 804 b ter. The RLSD on-to-o	s above the to baud times. T	turn <u>-on thr</u> esi Γhe RLSD on	hold and trai -to-off time is	ning is not de 35±5ms for	tected, the F V.29 or 11.6	RLSD off-to-on
		The RLSD programm on-to-off. A minimum h levels. The threshold le to the Receiver Analo signal level is less tha	nysteresis of evel and hys og (RXA) inp	2 dBm exists steresis are n out. Note that	s between th neasured wit	e actual off-to h an unmodu	oon and on-to lated 2100 H	o-off transition iz tone applied
DCLK	OA	Data Clock. The mod USRT timing. The DCI of 50 ± 1% except in 0 a precision oscillator (LK frequency Group 2. In (y is 9600, 720 Group 2, the l	00, 4800, 24	00, or 300 Hz	(± 0.01%) wi	th a duty cycle
		Transmit Data (TXD) rrising edge of DCLK a					immediately	preceding the
		AUXILIARY SIGNA	LS					
EN85	1	Enable 85 Bus. The E	N85 input s	selects the me	odem microp	rocessor bus	compatibility	y. When EN85
CABLE1,	IB	Enable 85 Bus. The E is low, the modem can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This when POR is activated Cable Equalizer Sele	n interface di s high, the n i. In the 6500 election is po d.	rectly to an 8i nodem can in 0 configuratio erformed only	085 compatil terface direct n, the READ during initia	ole microproci tty to a 6500 input becom dization, i.e., t	essor bus us compatible m es ¢2 and the when power	ing READ and nicroprocessor wRITE input is turned on or
CABLE1,		Enable 85 Bus. The E is low, the modem can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This when POR is activated	n interface di s high, the n i. In the 6500 election is po d.	rectly to an 8i nodem can in 0 configuratio erformed only	085 compatil terface direct n, the READ during initia	ole microproci tty to a 6500 input becom dization, i.e., t	essor bus us compatible m es ¢2 and the when power	ing READ and nicroprocessor wRITE input is turned on or
CABLE1,	IB	Enable 85 Bus. The E is low, the modem can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This se when POR is activated Cable Equalizer Sele Cable Equalizer Sele	n interface di s high, the n i. In the 6500 election is po d.	rectly to an 8i nodem can in 0 configuratio erformed only	085 compatil terface direct n, the READ during initia	ole microprocity to a 6500 input becomulization, i.e., voices select eq	essor bus us compatible mes \$2 and the when power ualization fo	ing READ and nicroprocessor wRITE input is turned on or
CABLE1,	IB	Enable 85 Bus. The E is low, the modem can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This so when POR is activated Cable Equalizer Selecable lengths:	n interface di s high, the n i. In the 6500 election is produced ect 1. ect 2. The C	rectly to an 81 nodem can in 0 configuratio erformed only CABLE1 and Cable Length	085 compatil terface direc n, the READ r during initia CABLE2 inp	ole microprocity to a 6500 input becomulization, i.e., vustation, i.e., vustation description of the control of	essor bus us compatible mes \$2 and the when power ualization fo	ing READ and nicroprocessor wRITE input is turned on or r the following
CABLE1,	IB	Enable 85 Bus. The is low, the modern can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This so when POR is activated Cable Equalizer Selectable lengths: CABLE2 Low	n interface di s high, the n i. In the 6500 election is pid. ect 1. ect 2. The C	rectly to an 81 nodem can in 0 configuratio erformed only CABLE1 and Cable Length 0.0 km	085 compatil terface direc n, the READ r during initia CABLE2 inp 700 Hz 0.00	ole microprocity to a 6500 input becomulization, i.e., volume select equation of the control of	essor bus us compatible mes \$2 and the when power ualization fo (dB) * 2000 Hz 0.00	ing READ and nicroprocessor with the following source of the following source
CABLE1,	IB	Enable 85 Bus. The E is low, the modern can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This so when POR is activated Cable Equalizer Selecable lengths: CABLE2 Low Low	n interface di s high, the n . In the 6500 election is prid. ect 1. ect 2. The C CABLE1 Low High	rectly to an 8i nodem can in 0 configuratio erformed only CABLE1 and CABLE1 and Cable Length 0.0 km 1.8 km	085 compatiliterface director, the READ of during initial case of the case of	ole microprocity to a 6500 input becomulization, i.e., vustation, i.e., vustation in the community of the co	essor bus us compatible mes \$2 and the when power ualization fo (dB) * 2000 Hz 0.00 +0.15	ing READ and nicroprocessor a WRITE input is turned on or r the following 3000 Hz 0.00 +1.43
CABLE1,	IB	Enable 85 Bus. The is low, the modern can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This so when POR is activated Cable Equalizer Selectable lengths: CABLE2 Low	n interface di s high, the n i. In the 6500 election is pid. ect 1. ect 2. The C	rectly to an 81 nodem can in 0 configuratio erformed only CABLE1 and Cable Length 0.0 km	085 compatil terface direc n, the READ r during initia CABLE2 inp 700 Hz 0.00	ole microprocity to a 6500 input becomulization, i.e., volume select equation of the control of	essor bus us compatible mes \$2 and the when power ualization fo (dB) * 2000 Hz 0.00	ing READ and nicroprocessor with WAITE input is turned on or rithe following 3000 Hz 0.00
CABLE1,	IB	Enable 85 Bus. The E is low, the modern can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This swhen POR is activated. Cable Equalizer Selectable Equalizer Selectable lengths: CABLE2 Low Low High	n interface di s high, the n In the 6500 election is po d. ect 1. ect 2. The C CABLE1 Low High Low High	cable Length 0.0 km 1.8 km 3.6 km 7.2 km	085 compatiliterface direct n, the READ of during initial case of the case of	cle microprocity to a 6500 input becom lization, i.e., vust select equality of the control of th	essor bus us compatible mes \$2 and the when power ualization fo (dB) * 2000 Hz 0.00 +0.15 +0.87	ing READ and nicroprocessor with a WRITE input is turned on or rithe following 3000 Hz 0.00 +1.43 +3.06
CABLE1, CABLE2	IB	Enable 85 Bus. The E is low, the modern can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This swhen POR is activate. Cable Equalizer Selecable lengths: CABLE2 Low Low High High	n interface di s high, the n In the 6500 election is po d. ect 1. ect 2. The C CABLE1 Low High Low High 1700 Hz fo nected by dia access arrar	cable Length 0.0 km 1.8 km 3.6 km 7.2 km r length of 0.	085 compatiliterface direct n, the READ of during initial case of the case of	cle microprocity to a 6500 input becom lization, i.e., volume select equation of the control of	essor bus us compatible mes \$2\$ and the when power ualization fo (dB) * 2000 Hz 0.00 +0.15 +0.87 +1.90	ing READ and nicroprocessor with a WRITE input is turned on or rithe following 3000 Hz 0.00 +1.43 +3.06 +4.58
CABLE1,	IB	Enable 85 Bus. The E is low, the modern can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This swhen POR is activated. Cable Equalizer Selectable Equalizer Selectable lengths: CABLE2 Low Low High High * Relative to Moderns may be controly means of a data as	interface di s high, the n In the 6500 election is pi d. ect 1. ect 2. The C CABLE1 Low High 1700 Hz fo nected by dil access arrar or at least so ct of this co er frequenci- nodem inclu-	cable Length 0.0 km 1.8 km 3.6 km 7.2 km r length of 0. rect wiring, sungement. In ome of its rout pper wire pases than at the ides three si	085 compatiliterface direct n, the READ of during initial of the control of the c	cole microprocity to a 6500 input become ulization, i.e., volume and the color of the color of the modern at the modern at the modern at the color of the col	essor bus us compatible mes \$2 and the when power ualization fo (dB) * 2000 Hz 0.00 +0.15 +0.87 +1.90 cable or throcanalog signal on placed in to compension to compension to compension companion to compension to	ing READ and incroprocessor a WRITE input is turned on or the following 3000 Hz 0.00 +1.43 +3.06 +4.58 Light the PSTN, all is carried by series with more series with the sate for cable
CABLE1,	IB	Enable 85 Bus. The is low, the modern can WRITE. When EN85 is bus using \$2 and R/W becomes R/W. This so when POR is activated. Cable Equalizer Selectable Equalizer Selectable lengths: CABLE2 Low Low High High * Relative to Modems may be controly means of a data accopper wire cabling for To minimize the imparattenuation at the lower analog signal. The midistortion. When selection with the ended to the end of the relation of the lower analog signal. The midistortion. When selection with the ended to the end of the relation of the lower analog signal. The midistortion. When selection we will be selected the relation of the lower analog signal. The midistortion.	interface dissibility in the 6500 election is pode. In the 6500 election is pode. In the 6500 election is pode. It is possible in the 6500 election is pode. It is possible in the 6500 election in th	cable Length 0.0 km 1.8 km 3.6 km 7.2 km r length of 0.0 rect wiring, so ngement. In a me of its rout pper wire pas es than at the ides three si ualizers are in	085 compatiliterface direct, the READ of during initial of during initial case. CABLE2 input 100 mg	cle microprocity to a 6500 input become lization, i.e., volume lizat	essor bus us compatible mes \$2 and the when power ualization fo (dB) * 2000 Hz 0.00 +0.15 +0.87 +1.90 cable or through analog signal companies equal to compens h when trans	ing READ and incroprocessor a WRITE input is turned on or the following 3000 Hz 0.00 +1.43 +3.06 +4.58 Light the PSTN, il is carried by izer with more series with the sate for cable smitting, and in

Table 9. Hardware Interface Signal Definitions (Cont'd)

Label	I/O Type	Signal/Definition
		ANALOG SIGNALS
		The Transmitter Analog Output (TXOUT) and Receiver Analog Input (RXIN) allow modern connection to either a leased line or the PSTN through the appropriate buffering and an audio transformer or a data access arrangement. The Auxiliary Input (AUXI) provides access to the transmitter for summing audio signals with the modern's transmitter output. The analog signal characteristics are described in Table 8.
TXOUT	AA	Transmitter Analog Output. TXOUT can supply a maximum of ± 3.03 volts into a load resistance of 10K ohms minimum. A 600 ohm line impedance can be matched using an external smoothing filter with a 604 ohm series resistor in its output. The smoothing filter should have a transfer function of 28735.63/(s + 11547.34).
RXIN	AB	Receiver Analog Input. The RXIN Input impedance is >1M ohms. RXIN requires an external anti-aliasing filter between the modern and the line interface, with a transfer function of 21551.72/(s + 11547.34). The maximum input level into the anti-aliasing filter should not be greater than 0 dBm.
		The filters required for anti-aliasing on the receiver input and the smoothing filter on the transmitter output have a single pole within the modem's passband. Internal filters compensate for its presence, therefore, the pole location must not be changed. Some variation from the recommended resistor and capacitor values is permitted as long as the pole is not moved, overall gain is preserved, and the device is not required to drive a load of less than 10K ohms.
AUXI	AC	Auxiliary Analog input. AUXI allows access to the transmitter for the purpose of interfacing with user-provided equipment. Because this is a sampled input, any signal above 4800 Hz will cause aliasing errors. The input impedance is > 1M ohm, and the gain to TXOUT is 0 dBm ± 1 dB.
		EYE DIAGNOSTIC INTERFACE
		Four signals provide the timing necessary to create an oscilloscope quadrature eye pattern. The eye pattern is simply a display of the received baseband constellation. By observing this constellation, common line disturbances can usually be identified.
EYEX, EYEY	OA OA	Serial Eye Pattern X Output. Serial Eye Pattern Y Output. The EYEX and EYEY outputs provide two serial bit streams containing data for display on the oscilloscope X axis and Y axis, respectively. This serial digital data must first be converted to parallel digital form by two serial-to-parallel converters and then to analog form by two digital-to-analog (D/A) converters.
		EYEX and EYEY outputs are 9-bit words with their sign bits repeated. The 9-bit data words are shifted out sign bit first. EYEX and EYEY are clocked by the rising edge of EYECLK.
EYECLK	OA	Serial Eye Pattern Clock. EYECLK is a 230.4 kHz clock. EYECLK* is a clock derived from EYECLK and EYESYNC for shifting EYEX and EYEY data into the serial-to-parallel converters.
EYESYNC	OA	Serial Eye Pattern Strobe. EYESYNC is a 9600 Hz strobe used for loading the eye pattern D/A converters.

SOFTWARE IN ERFACE

INTERFACE MEMORY

The DSP communicates with the host processor by means of a dual-port, interface memory. The interface memory in the DSP contains thirty-two 8-bit registers, labeled register 00 through 1F (Figure 5). Each register can be read from, or written into. by both the host and the DSP.

The host can control modem operation by writing control bits to DSP interface memory and writing parameter values to DSP RAM through interface memory. The host can monitor modem operation by reading status bits from DSP interface memory and reading parameter values from DSP RAM through interface memory.

Table 10 defines the interface memory bits. In Table 10, interface memory bits are referred to using the format Z:Q. The register number is designated by Z (00 through 1F), and the bit number by Q (0 through 7, 0 = LSB).

DSP RAM ACCESS

The DSP consists of 16-bit words organized into real (X RAM) and imaginary (Y RAM) parts. The host processor can read or write both the X RAM and the Y RAM.

DSP interface memory is an intermediary during data exchanges between the host and DSP RAM. The address stored in interface memory RAM address registers by the host determines the DSP RAM address for data access.

The 16-bit words are transferred between DSP RAM and DSP interface memory once each baud, or sample time, as selected by the BR1 and BR2 bits. The baud rate is determined by the selected configuration, but the sample rate is fixed at 9600 Hz (except for voice mode and Group 2 configurations).

The DSP RAM access functions, codes, and registers are identified in Table 11.

Register	Register		_		Blt					Default
Function	Address (Hex)	7	6	5	4	3	2	1	0	Value (Bin)
Interrupt Handling	1F	PIA		_	PIE	PIREQ	-		SETUP	-XX0-XX0
, ,	18	IA2	IA1	IE2	_	BA2	IE1	_	BA1	0X-0X-
Not Available	1D	_		_		_	-		ı	XXXXXXXX
	1C	_	_		_	ŀ		_	1	XXXXXXX
	1B		_	_	_	-			1	XXXXXXXX
	1A	_	_		_	ļ	_	_		XXXXXXXX
	19		_	_		-	_	-	_	XXXXXXXX
	18	_	-			-	_			XXXXXXXX
	17		_	_	_	1	_			XXXXXXXX
	16	_		_	_	-	_	_	+	XXXXXXX
RAM Access 2 Control & Status	15	ACC2	0	0	0	102	BR2	WRT2	CR2	00000000
and	14			RAM	ADDRES	S 2 (ADD2)	,			00000000
Data Buffer	13	X RAM DATA 2 MSB (XDAM2)								
	12	X RAM DATA 2 LSB (XDAL2)								
	11	Y RAM DATA 2 MSB (YDAM2)								
	10	Y RAM DATA 2 LSB (YDAL2)/DATA BUFFER (DBUFF)								
High Speed Status	0F	F	ED	_				CTSP	CDET	xxxx
and	OE		_		_	_	_	_		XXXXXXXX
Group 2 Control	OD	RX	PNDET	_	_	G2FGC		_		xxoxxx
	oc		_	DATA	SCR1	PN	P2	P1	SIDLE	xx
Programmable Interrupt	OB				ITBMS	K*				00000000
Control	0A	TRIG* ANDOR* ITADRS*					00000000			
High Speed Control	09	_		EQFZ	_	_	_	T -	_	XXOXXXXX
Tone Detect and High Speed Control & Status	08	FR3	FR2	FR1	12TH	PNSUC**	_	_	_	0-XXX
Mode Control#	07	RTSP	TDIS	PDM		EPT	SQEXT	T2	_	000X100X
111000	96	CONF				00010100				
RAM Access 1 Control & Status	05	ACC1	0	0	0	101	BR1	WRT1	CR1	10000101
and	04	RAM ADDRESS 1 (ADD1)						00010111		
Data Buffers	03	X RAM DATA 1 MSB (XDAM1)								
	02	X RAM DATA 1 LSB (XDAL1)								
	01	Y RAM DATA 1 MSB (YDAM1)								
	00	Y RAM DATA 1 LSB (YDAL1)								

NOTES: * Not available in FI6628-12.

Not available in R6628-12 and R6628-13.

These bits [except RTSP(all) and TDIS (R6628-13 and above)] require the setting of SETUP to become active.

- Indicates reserved for modern use only

Figure 5. R96MFX Interface Memory Map

Table 10. Modem Interface Memory Bit Definitions

Mnemonic	Memory Location	Default Value	Name/Description
12TH	08:4	0	Select 12th Order. When control bit 12TH is set, the tone detectors operate as one 12th order filter (uses FR3). When 12TH is reset, the tone detectors operate as three parallel independent 4th order filters (FR1, FR2, FR3). 12TH is valid in in FSK, Group 2, voice, or tone mode (i.e., CONF = 20, 40, 82, or 80, respectively) with RTS off and RTSP reset.
ACC1	05:7	1	RAM Access 1. When control bit ACC1 is set, the modern accesses the RAM associated with the address in ADD1 and the CR1 bit. WRT1 determines if a read or write is performed.
ACC2	15:7	0	RAM Access 2. When control bit ACC2 is set, the modem accesses the RAM associated with the address in ADD2 and the CR2 bit (provided parallel data mode is not selected). WRT2 determines if a read or write is performed.
ADD1	04:0-7	17	RAM Address 1. ADD1 contains the RAM address used to access the modem's X and Y Data RAM (CR1 = 0) or X and Y Coefficient RAM (CR1 = 1) via the X RAM Data 1 LSB and MSB words (2:0-7 and 3:0-7, respectively) and the Y RAM Data 1 LSB and MSB words (0:0-7 and 1:0-7, respectively).
ADD2	14:0-7	00	RAM Address 2. ADD2 contains the RAM address used to access the modern's X and Y Data RAM (CR2 = 0) or X and Y Coefficient RAM (CR2 = 1) via the X RAM Data 2 LSB and MSB words (12:0-7 and 13:0-7, respectively) and the Y RAM Data 2 LSB and MSB words (10:0-7 and 11:0-7, respectively).
ANDOR	0A:5	-	AND/OR Bit Mask Function. When control bit ANDOR is set and the programmable interrupt is enabled, the modern will assert IRQ if all the bits in the register specified by ITADRS and masked by ITBMSK are ones. When ANDOR is reset and the programmable interrupt is enabled, the modern will assert IRQ if any one of the bits in the register specified by ITADRS and masked by ITBMSK is a one. (Not available in R6628-12.)
BA1	1E:0	_	Buffer Available 1. When set, status bit BA1 signifies that the modem has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 1 LSB (YDAL1) (register 00:0-7). If the modem is in Voice Transmitter mode, the modem sets BA1 when the contents of register 00:0-7 have been transmitted. Setting BA1 can also cause IRQ to be asserted. The host writing to or reading from register 00 resets the BA1 and IA1 bits. (See IE1 and IA1.)
BA2	1E:3	_	Buffer Available 2. If the modem is in the parallel data mode, the modem sets status bit BA2 when it has read the transmit byte from DBUFF (register 10:0-7) when transmitting (buffer becomes empty), or it has written the received byte to DBUFF (register 10:0-7) when receiving (buffer becomes full). If the modem is not in parallel data mode, the modem sets BA2 when it has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 2 LSB (YDAL2) (register 10:0-7). Setting BA2 can also cause IRQ to be asserted. The host writing to or reading from register 10 resets the BA2 and IA2 bits. (See IE2 and IA2.)
BR1	05:2	1	Baud Rate 1. When control bit BR1 is set, RAM access for ADD1 occurs at the baud rate; when BR1 is reset, RAM access occurs at the sample rate. This bit must be reset in FSK, Group 2, voice, or tone mode (i.e., CONF = 20, 40, 82, or 80, respectively).
BR2	15:2	0	Baud Rate 2. When control bit BR2 is set, RAM access for ADD2 occurs at the baud rate; when BR2 is reset, RAM access occurs at the sample rate. This bit must be reset in FSK, Group 2, voice, or tone mode (i.e., CONF = 20, 40, 82, or 80, respectively).
CDET	0F:0	_	Carrier Detected. When status bit CDET is set, the receiver has finished receiving the training sequence, or has turned on due to detecting energy above threshold, and is receiving data.
			When CDET is reset, the receiver is in the idle state or in the process of training.

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Mnemonic	Memory Location	Default Value	Name/Description
Mnemonic	Inemonic Location		Configuration. The CONF control bits select the modem configuration as follows: CONF (Hex) Configuration 14 V.29 9600 bps 12 V.29 7200 bps 11 V.29 4800 bps 0A V.27 ter 4800 bps 09 V.27 ter 2400 bps 20 Transmit: V.21 Channel 2 300 bps (FSK) Receive: V.21 Channel 2 300 bps (FSK) Receive: Group 2 and Tone Detector 40 Transmit: Dual Tone Receive: Group 2 and Tone Detector 82 Transmit: 76.8K bps Voice mode (default sample rate = 9600 Hz) Receive: 76.8K bps Voice mode and Tone Detector 1 V.29. When a V.29 configuration is selected, the modem operates as specified in CCITT Recommendation V.29 with concurrent receive single tone detection (FR3). 2 V.27 ter. When a V.27 ter configuration is selected, the modem operates as specified in CCITT Recommendation V.27 ter with concurrent receive single tone detection (FR3). 3 V.21 Channel 2. When a V.21 Channel 2 configuration is selected, the modem operates as specified in CCITT Recommendation V.27 ter with concurrent receive single tone detection (FR3). 3 V.21 Channel 2. When a V.21 Channel 2 configuration is selected, the modem operates as specified in CCITT Recommendation V.21 channel 2. 4 Group 2. When the Group 2 configuration is selected, the modem operates as specified in CCITT Recommendation T.3. 5 Dual Tone. When the Dual Tone Transmit configuration is selected, the modem transmits
CR1	05:0	1	is available for voice reception or transmission. Coefficient RAM 1 Select. When control bit CR1 is set, ADD1 addresses Coefficient RAM. When CR1 is reset, ADD1 addresses Data RAM. This bit must be set according to the desired RAM address (Table 11).
CR2	15:0	0	Coefficient RAM 2 Select. When control bit CR2 is set, ADD2 addresses Coefficient RAM. When CR2 is reset, ADD2 addresses Data RAM. This bit must be set according to the desired RAM address (Table 11).
CTSP	0F:1	-	Clear To Send Parallel. When set, status bit CTSP indicates to the DTE that the training sequence has been completed and any data present at TXD (PDM = 0) or DBUFF (PDM = 1) will be transmitted. CTSP parallels the operation of the CTS pin.
DATA	0C:5	_	Data Mode. When status bit DATA = 1, the high speed transmitter/receiver is in the data mode.
DBUFF	10:0-7	-	Data Buffer. In the parallel data mode, the host obtains received data from the modem by reading a data byte from DBUFF; the host sends data to the modem to be transmitted by writing a data byte to DBUFF. The data is received and transmitted bit 0 first.
EPT	07:3	1	Echo Protector Tone Enable. When control bit EPT is set, an unmodulated carrier is transmitted for 187.5 ms followed by 20 ms of no transmitted energy prior to the transmission of the training sequence. When EPT is reset, neither the echo protector tone nor the 20 ms of no energy are transmitted prior to the transmission of the training sequence except in V.29 which transmits 20 ms of silence at the beginning of training.

Table 10. Modern Interface Memory Bit Definitions (Cont'd)

otion
et, updating of the receiver's adaptive equal-
es the level of the received signal according y Level n-off Threshold n-on Threshold
modem when energy is being detected above action range = 2100 Hz \pm 25 Hz). FR1 is oper-CONF = 20, 40, 82, or 80, respectively) with
modern when energy is being detected above ection range = 1100 Hz ± 30 Hz). FR2 is oper-CONF = 20, 40, 82, or 80, respectively) with
modem when energy is being detected above action range = 462 Hz ±14 Hz). FR3 is oper- P reset.
G2FGC is set, a fast AGC rate (8.6 times
enabled (IE1 is set) and BA1 is set by the is bit IA1 to indicate that BA1 being set ding from register 00 resets IA1. (See IE1 and
enabled (IE2 is set) and BA2 is set by the is bit IA2 to indicate that BA2 being set ding from register 10 resets IA2. (See IE2 and
(interrupt enabled), the modern will assert reset (interrupt disabled), BA1 has no effect
(interrupt enabled), the modem will assert reset (interrupt disabled), BA2 has no effect
O1 is set, ADD1 addresses IO RAM. When or data RAM depending on the state of the esired RAM address. (See Table 11.)
O2 is set, ADD2 addresses IO RAM. When or data RAM depending on the state of the esired RAM address. (See Table 11.)

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Mnemonic	Memory Location	Default Value	Name/Description					
ITADRS	0A:0-4		Interrupt Address. These 5 bits specify the register upon which the programmable interru and ITBMSK will take affect. The address of the byte on which the modern asserts IRQ on bit or bits in that byte is specified below: (Not available in R6628-12.)					
			Host Register ITA (Hex) (I	ADRS Hex)	Host Register (Hex)	r ITADRS (Hex)		
			00	00	10	08		
			01	10	11	18		
			02	01	12	09		
			03	11	13	19		
			04	02	14	0A		
		l	05	12	15	1A		
1		1	06 07	03 13	16 17	0B 1B		
			08	04	18	0C		
			09	14	19	1C		
		ļ	0A	05	1A	0D		
ĺ		ļ	0В	15	1B	1D		
		ļ	0C	06	1C	0E		
			0D	16	1D	1E		
			0E 0F	07 17	1E 1F	0F 1F		
ITBMSK	0B:0-7	_	Interrupt Bit Mask. This byte p the programmable interrupt pro modern to assert IRQ on the co cording to the ANDOR bit and t the host. (Not available in R662	cessing. A prrespondin the TRIG bit	one in any positi g bit or bits in the	on in ITBMSK wi register specifie	I cause the od by ITADRS ac	
P1	0C :1	-	P1 Sequence. When the modem is configured as a high speed transmitter, status b indicates the P1 sequence is being sent. When P1 = 0, the P1 sequence is not being mitted.					
			When the modern is configured	l as a receiv	ver, the P1 bit ha	s no meaning.		
P2	0C:2	-	P2 Sequence. When the modem is configured as a high speed transmitter, status bit P2 = indicates the P2 sequence is being sent. When P2 = 0, the P2 sequence is not being transmitted.					
			When the modem is configured search for the P2 to PN transiti is not occurring.	•	•			
PDM	07:5	0	Parallel Data Mode. When cordata for transmission from DBL the modem is a receiver, the m (10:0-7).	JFF (10:0-7	rather than the	TXD input. When	n PDM is set and	
PIA	1F:7	-	Programmable Interrupt Active. When control bit PIE is enabled (PIE is set) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modern asserts IRQ if PIREQ has been previously reset by the host (usually after servicing the previous interrupt). Status bit PIA is set by the modern when the above occurs. PIA is reset when the host resets PIREQ. (Not available in R6628-12.)					
PIE	1F:4	0	Programmable Interrupt Enal rupt condition is true as specific serts IRQ if PIREQ has been p previous interrupt). Status bit P reset (interrupt disabled), ITBM IRQ and PIA. (Not available in	ed by ITBM reviously re IA is set by ISK, ITADR	SK, ITADRS, TR set by the host (the modem whe S, TRIG, ANDOR	iG, and ANDOR usually after sen n the above occ	, the modem as- ricing the urs. When PIE is	

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

PIREQ		Value	Name/Description				
	1F:3	-	Programmable Interrupt Request. When control bit PIE is enabled (PIE is set) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modem asserts IRQ if control bit PIREQ has been previously reset by the host. PIREQ is set by the modem when the programmable interrupt condition is true. The host must reset PIREQ after servicing the interrupt since the modem does not reset PIREQ. If PIREQ is not reset when the Interrupt condition occurs again, the modem will not assert IRQ. (Not available in R6628-12.)				
PN	0C:3	_	PN Sequence. When the modem is configured as a high speed transmitter, status bit PN = 1 signals that the PN sequence is being sent. When PN = 0, the PN sequence is not being transmitted.				
			When the modem is configured as a high speed receiver, status bit PN = 1 indicates the PN portion of the training sequence is being received. When PN = 0, the PN portion of training is not being received.				
PNDET	0D:6	_	PN Detected. When status bit PNDET is set, the receiver has detected the PN portion of the training sequence. When PNDET is reset, PN has not been detected.				
PNSUC	08:3	-	PN Success. When status bit PNSUC is set, the receiver has successfully trained at the end of the PN portion of the high speed training sequence. When PNSUC is reset, a successful training has not occurred. PNSUC is still valid after the CDET bit is set. (Not available in R6628-12 and R6628-13.)				
RTSP	07:7	0	Request To Send Parallel. The set state of RTSP begins a transmit sequence. The m will continue to transmit until RTSP is reset, and the turn-off sequence has been compl RTSP parallels the operation of the hardware RTS control input. These inputs are "OR by the modern.				
RX	0D:7	_	Receive State. When status bit RX is set, the modern is in the receive state and is no mitting.				
SCR1	0C:4	-	Scrambled Ones. When the modem is configured as a high speed transmitter, status bit SCR1 = 1 indicates scrambled ones are being sent. When SCR1 = 0, scrambled ones are not being transmitted.,				
			When the modem is configured as a high speed receiver, status bit SCR1 = 1 Indicates scrambled ones are being received. When SCR1 = 0, scrambled ones are not being received.				
SETUP	1F:0	0	Setup. Control bit SETUP bit must be set by the host after the host writes a configuration code into the CONF bits (register 6:0-7) or changes a bit in register 7:0-5/6. Setting the SETUP bit informs the modern to implement the configuration change. The modern resets the SETUP bit when the configuration change request is recognized.				
SIDLE	0C:0	_	Silence/idle. When the modem is configured as a high speed transmitter, status bit SIDLE = 1 indicates the modem is transmitting silence.				
			When the modem is configured as a high speed receiver, status bit SIDLE = 1 indicates the modern is waiting for energy (idling).				
SQEXT	07:2	0	Squelch Extend. When control bit SQEXT is set, the modem's receiver is inhibited from the reception of any signal for 140 ms after the transmitter turn-off.				
T2	07:1	o	T/2 Equalizer Select. When control bit T2 is set, the linear section of the receiver's adaptive equalizer is T/2 fractionally spaced. When T2 is reset, the equalizer is T spaced (T = 1 baud time).				
TDIS	07:6	0	Training Disable. When control bit TDIS is set, the modem as a receiver is prevented from recognizing a training sequence and entering the training state; as a transmitter the modem will not transmit the training sequence when RTS is on or RTSP is set.				

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Mnemonic	Memory Location	Default Value	Name/Description				
TRIG	0A:6-7	_	Interrupt Triggering. These two bits select how the programmable interrupt is to occur if this interrupt is enabled (not available in R6628-12). The user has the option to be continuously interrupted whenever the interrupt condition is true (DC triggered), to be interrupted only when the interrupt condition transitions from false to true (positive edge triggered), to be interrupted only when the interrupt condition transitions from true to false (negative edge triggered), or to be interrupted when the interrupt condition transitions from false to true or from true to false (edge triggered): TRIG Description				
			00 DC 01 Positive Edge 10 Negative Edge 11 Edge				
WRT1	05:1	0	RAM Write 1. When control bit WRT1 is set and ACC1 is set, the modem writes the data from the Y RAM Data 1 registers into its internal RAM at the location addressed by ADD1 and CR1. (When the most significant bit of ADD1 is reset, the write is performed to the X RAM location; when a 1, the write is to the Y RAM location.) When WRT1 is reset and ACC1 is set, the modem reads data from its internal RAM from the locations addressed by ADD1 and CR1 and stores it into the X RAM Data 1 registers and Y RAM Data 1 registers, respectively.				
WRT2	15:1	o	RAM Write 2: When control bit WRT2 is set and ACC2 is set, the modem writes the data from the Y RAM Data 2 registers into its internal RAM at the location addressed by ADD2 and CR2. (When the most significant bit of ADD2 is reset, the write is performed to the X RAM location; when a 1, the write is to the Y RAM location.) When WRT2 is reset and ACC2 is set, the modem reads data from its internal RAM from the locations addressed by ADD2 and CR2 and stores it into the X RAM Data 2 registers and Y RAM Data 2 registers, respectively.				
XDAL1	02:0-7	-	X RAM Data 1 LSB. XDAL1 is the least significant byte of the 16-bit X RAM 1 data word used in reading X RAM locations.				
XDAL2	12:0-7	-	X RAM Data 2 LSB. XDAL2 is the least significant byte of the 16-bit X RAM 2 data word used in reading X RAM locations.				
XDAM1	03:0-7	-	X RAM Data 1 MSB. XDAM1 is the most significant byte of the 16-bit X RAM 1 data word used in reading X RAM locations.				
XDAM2	13:0-7	-	X RAM Data 2 MSB. XDAM2 is the most significant byte of the 16-bit X RAM 2 data word used in reading X RAM locations.				
YDAL1	00:0-7	-	Y RAM Data 1 LSB. YDAL1 is the least significant byte of the 16-bit Y RAM 1 data word used in reading or writing Y RAM locations in the modem.				
YDAL2	10:0-7	_	Y RAM Data 2 LSB. YDAL2 is the least significant byte of the 16-bit Y RAM 2 data word used in reading or writing Y RAM locations in the modem.				
YDAM1	01:0-7	-	Y RAM Data 1 MSB. YDAM1 is the most significant byte of the 16-bit Y RAM 1 data word used in reading or writing Y RAM locations in the modem.				
YDAM2	11:0-7	-	Y RAM Data 2 MSB. YDAM2 is the most significant byte of the 16-bit Y RAM 2 data word used in reading or writing Y RAM locations in the modern.				

Table 11. Modem DSP RAM Access Codes

Function	BRx	CRx	IOx	ADDx	Read Reg. No.
Received Signal Samples	0	0	0	15	2,3
Received Signal Samples (Voice Mode)	0	0	0	A0	0
Received Signal Samples FSK**	0	0	0	31	2,3
Demodulator Output	0	0	0	13	0,1,2,3
Low Pass Filter Output	0	0	0	02	0,1,2,3
Average Energy	0	0	0	14	2,3
AGC Gain Word	0	1	0	15	2,3
AGC Slew Rate	0	0	0	95	0,1
Tone 1 Frequency	0	1 1	0	21	2,3
Tone 1 Level	0	0	0	22	2,3
Tone 2 Frequency	0	1	0	22	2,3
Tone 2 Level	0	0	0	23	2,3
Output Level	0	0	0	21	2,3
Equalizer Input, Real	1	0	0	1E	0,1
Equalizer Input, Imaginary	1	1	0	1E	0,1
Equalizer Tap Coefficients, 1-40	1	1	0	3A - 61*	0,1,2,3
Unrotated Equalizer Output	1	0	0	1C	0,1,2,3
Rotated Equalizer Output, Eye Pattern	1	1	0	17	0,1,2,3
Decision Points, Ideal	1	0	0	17	0,1,2,3
Error Vector	1	1	0	1D	0,1,2,3
Rotation Angle	1	1	0	0C	0,1
Frequency Correction	1	1	0	18	2,3
Eye Quality Monitor, EQM	1	1	0	OD	2,3
RLSD Turn-on Threshold	0	1	0	37	2,3
RLSD Turn-off Threshold	0	1	0	B7	0,1
Receiver Sensitivity, MAXG	0	1	0	24	2,3
Group 2 PLL Frequency Correction	0	0	0	OD	2,3
Group 2 Zero Crossing Threshold (Negative)	0	0	0	19	2,3
Group 2 Zero Crossing Threshold (Positive)	0	0	0	99	0,1
Group 2 AGC Slew Rate	0	1	0	05	2,3
Group 2 Black-White Threshold	0	0	0	24	2,3
Group 2 Phase Limit Value	0	0	0	1A	2,3
Sample Rate, Least Significant Word	0	0	1	28	0,1
Sample Rate, Most Significant Bit	0	0	1	2B	0,1

^{*} Equalizer Tap Coefficient addresses (ADDx) for R96MFX 6628-12 device are 38-5F (real part) and B8-DF (imaginary part).

^{**} R6628-12 and R6628-13 only.

R96MFX

9600 bps MONOFAX Modem

MODEM INTERFACE CIRCUIT

CIRCUIT AND COMPONENTS

The modem is supplied as a 68-pin PLCC or 64-pin QUIP device to be designed into OEM circuit boards. The recommended modem interface circuits (Figures 6 and 7) illustrate the connections and components required to connect the modem to the OEM electronics.

If the AUXI input is not used, resistors R10 and R16 can be eliminated and AUXI must be connected to AGND2.

When the cable equalizer controls CABLE1 and CABLE2 are connected to long leads that are subject to picking up noise spikes, a 3K ohm series resistor should be used on each input (CABLE1 and CABLE2) for isolation.

Resistors R7 and R17 can be used to trim the transmit level and receive threshold to the accuracy required by the OEM equipment. For a tolerance of ±1 dBm, the 1% resistor values shown are correct for more than 99.8% of the units.




Figure 6. Recommended Modem PLCC Interface Circuit




Figure 7. Recommended Modem QUIP Interface Circuit

Information furnished by Rockwell International Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Rockwell International for its use, nor any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Rockwell International other than for circuitry embodied in Rockwell products. Rockwell International reserves the right to change circuitry at any time without notice. This document subject to change without notice.

DIGITAL COMMUNICATIONS DIVISION **REGIONAL SALES OFFICES**

Headquarters
Digital Communications Division
Rockwell International

4311 Jamboree Road Newport Beach, CA 92660-3095

(Malling Address) P.O. Box C Newport Beach, CA 92658-8902

United States

Digital Communications Division Rockwell International 4311 Jamboree Road Suite 501-301 Newport Beach, CA 92660-3095 (714) 833-4655 FAX: (714) 833-6898

Digital Communications Division Rockwell International 2525 Meridian Parkway Suite 270 Suite 270 Durham, NC 27713 (919) 544-0087 FAX: (919) 544-1009

Digital Communications Division Rockwell International 9700 Koger Blvd. 9700 Koger Blvd. Suite 202 SI. Petersburg, FL 33702 (813) 577-4750 FAX: (813) 577-1495

Digital Communications Division Rockwell International 2001 N. Collins Blvd. Suite 103 Richardson, TX 75080 (214) 996-6500 (214) 990-0500 FAX: (214) 996-7812 TWX or TLW: (650) 227-9516

Digital Communications Division Rockwell International 5001-B Greentree Executive Campus Route 73 Mariton, NJ 08053 (609) 596-0090 FAX: (609) 596-5681

U.S./E. Canada Digital Communications Division Rockwell International 239 Littleton Road Suite 18 Westford, MA 01886 (508) 692-7660 FAX: (508) 692-8185 TLX (MCI) 6502512464

U.S./W. Canada Digital Communications Division Rockwell International 3600 Pruneridge Avenue Suite 100 Santa Clara, CA 95051 (408) 249-9696 FAX: (408) 249-6518

Japan Digital Communications Division Rockwell International Japan Co., Ltd. Sogo Hanzomon Bldg., 8F 7, Kojimachi 1-chome, Chiyoda-ku Tokyo, Japan 102 (011-81-3) 3-265-8808 FAX: (011-81-3) 3-263-0638 TLX: J22198

Australia Digital Communications Division Rockwell International 30-332 Rutland Road Box Hill, Victoria 3128 Australia AUSTRAIIA (61-3) 890-6999 FAX: (61-3) 898-6427 TLX: AA30450

Korea
Digital Communications Division
Rockwell International
Rm. 608 Leema Bldg.
146-1 Soosong-Dong Chongro-Ku K.P.O. Box 527 K.P.O. Box 527 Seoul, Korea (Dept. 553) (82-2) 720-7157 FAX: (82-2) 736-9124 TLX: RCIIK22710

Talwan Digital Communications Division Rockwell International Room 2808 International Trade Building 333 Keelung Road, Section 1 Taipei, Taiwan 10548, R.O.C. (886-2) 720-0282 FAX: (886-2) 757-6760 TLX: 26049 ENTTPE

Germany Digital Communications Division Rockwell International GmbH Fraunhoferstrasse 11b D-8033 Muenchen-Martinsried D-8033 Muerichen-Mari West Germany (49-89) 857-6016 FAX: (49-89) 857-57-93 TLX: 521-2650 rimd d

United Kingdom
Digital Communications Division
Rockwell International Ltd.
Central House
3, Lampton Road
Hounslow, Middlesex TW3 1HY
England
(44-81) 577-1034
FAX: (44-81) 570-0758

France
Digital Communications Division
Rockwell International
Tour GAN, 16 Place de l'Iris
Cedex 13
92082 Paris La Defense 2, France
(33-1) 49-06-39-80
FAX: (33-1) 49-06-39-90